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ABSTRACT
The application of a low-cost, eommorelnliy-avallablo microcomputer as Ilse navlgullon processor for u simplified OMEGA
Navigation System (ONS)It an area of current research at Ohio University's Avionics Engineering Center, Thii paper describes ilia
Inlorfaceofa low-cost from-and OMEGA. sensor to the microcomputer and pives on eeompla of )hr phosu-procaning suflwaru and nnvl-
gallon routines being developed. Emphasis is placed on ilia description of results obtained with the software version of the OMEGA bunt
filler developed at Ohio University and known as the Memory-Aided Phase Locked Loop (MAPLL),
INTRODUCTION
In order to take advantage of the low-cost computing capability available with off-the-shelf microcomputers, a software-based
ON5 is being developed which minimizes hardware (and, therefore, sire and cast). The design approach taken has been to utilize
the ONS's previously developed front-end and a Kennedy Incremental tape recorder to establish a dolu base of live OMEGA ground
and flight dale. This data base has been used as ilia Input data In a FORTRAN language simulolion analysis of ilia Ohio Unlvorslfy
ONS. The software phase processing roulinns developed hove in turn been astumbed In ndcrocamputar code and implemented In the
microcomputer.
A prototype OMEGA sensor processor previously developed of Ohio University and rrporlcd by Burhons (1) and LtlleyC21 facer-
paroled c hardware synchronization scheme, memory-olded digital phase lock loop (MAPLL), and LOP board. In order to utilize the
microcomputer to Its fullest capability and further reduce the con of the ONS, It was desirable to Implement those sensor processor
functions in microcomputer so 	 to. An automatic synchronization technique has been simulated using the OMEGA data base, and it
has been previously reported. N
A software phase lock loop with time constants and mode of operation closely resembling Ihe hardware MAPLL has been simulated
and lob-demonstrated on ilia microcomputer. The software MAPLL (SMAPLL) produces filleted phase estimates which have been used
to plot LOP's which compare favorably with those produced by the hardware sensor processor. A docripllon of the minimum-hardware
ONS follows, and the paper concludes with an examination of ilia SMAPLL operation and Its application to Ilia very low-cost MINI-O
system described by Burhons.14)
RECEIVER-COMPUTER INTERFACE
The sofhanre-based ONS Is illustrated functionally in Figure 1, The preamplifler and front-end modules have been described in
doloil by Burhans. E U Raw OMEGA zero-crossings orb provided by ilia front-end of a 10,200 Zps rate. No microcomputer interface
module uses the Irr guiarly-spaced OMEGA zero-crossngs to sample n clock signal at some predetermined sample role, An interrupt
request sl nor Is also generated of this sample rate and sent to the computer. This process has been previously described by Lillny and
Salter. E31n The outputs of the interface module are, than, a digital word representing the phase of ilia current OMEGA taro-crossing
with respect to a local clock and an Interrupt requml pulse which tells the computer that a now temple of OMEGA data h ready to be
read.
Two versions of the interface module have been used at Ohio University. The first is a 100 Hz somplor designed to interface on
airborne 30 Hz bandwidth front-and to the navigation processor for a general aviation aircraft. Marc recently, a 40 Hz sampling
interface has been designed for the 4 Hz bandwidth MINI-O version which could see application as a low-cost educational tool or
position-fixing aid for wilderness backpackers.
Although some currently available microcomputer systems include sophisllented Input-output devices and Interrupt mrvleing
schemes, the very simple and Inexpensive technique known at memory-mapped 1/0 Is often adequate for the mall-system dedicated
application. This technique, as used in the Interface module, is illustrated in Figure 2. When Ilia computer recognizes the intm,upt
request, this first slop In the lnlerrupt service routine Is to read the now phase rata from location BXXX. r 'ds memory address is hardware-
decoded in the Interface module as Ihe location of the interface module's phase data latch. The decoding of this address enables a
Iri-state input switch which pun the data onto the computer's data bus. The data thus entered Into the computer can then he mani-
pulated by software routines to provide navigation Information to the user (whelher the user is a pilot, boat navigator, lab demonstrator,
or backpacker).
COMPUTER..-DISPLAY INTERFACE
As mentioned previously, memory mapping is on inexpensive, simple method for mo.4ng Bala Into and out of the computer.
Figure 3 shows the O.U.output circuitry which decodes a memory address to enable o latch. Nola that this latch does not need to
be a trf-slate device since its inputs are enabled from the data bus only when enabled by ilia properly decoded address. It should
also be pointed out that the address decoding circuitry is further simplified by decoding only the four most significant bill of the
sixteen-bit address. (The particular microcomputer in use for the ONS development has a sixteen-bit address bus.) This in effect
sacrifices I K bytes of potential 64K memory localions (space which will probably never be needed by the dudlcalod small-ryslem
user). When the wipes latch address (e.g. 9XXX)is decoded, the latch is enabled to capture file currant data bus bit pattern.
( lWl' ^ QU ALITYI
This evil be current phase, miles-to-go, or oily other data ymeified by ilia programmer. This digital word can than be eonverlod
to an owing vollagu through a D/A resistor network and used to drive u eharl roeordcr or motor (o,o, pllol't CUI or g(ouruhpeod
muler),
SOFTWARE BURST FILTER
The mleroconpuler-lased ON$ Is currently being used to dumanslrote ONS routines as they are developed and refined In the
FORTRAN simulation analysis. Win [he OMEGA data base previously osioblishod, a routine lint been devuloped to syndnnnixe
automatically the rueoiver-compulur liming to ilia fixed OMEGA trommisslon pattern. Ihis routine Is documented In rnfarencu 0.
After the ON$ Is In sync, the phose of ouch OMEGA transmitting station can be Identified and flocked during ouch limit slot or
"burst" by a digital filter or phase locked loop,
An OMEGA burst filter concept developed at?hio University, and currently In use In ilia hordwara OMEGA sensor processor,
Is ilia memory-aided phase locked loop (MAPLL),	 011 Since ilia MAPLL lint been shown to be on effective diollul filter for
estimating the photo of an OMEGA signal within a time dot, a software MAPLL (SMAI'LL) with nearly the winoloop churncturlstics
was designed for list, microcomputer-bated ONS. The SMAPLL has bean simulated In FORTRAN lunpuaoo, with ilia OMEGA dulls
base surving as Input data for the simulation. Thu SMAPLL has also been Implemented in microcomputer code and used let Ilia
previously described microcomputer-based ONS to track live OMEGA photo. The hardware sensor procetsor t s LOP bard has been
replaced with a simple software subtraction of two lima slot phase outputs of Ilia SMAPLL. This photo difference or LOP Is Ilion
stored In ilia output latch previously described and (after D/A conversion) call 	 plotted on a chart recorder as shown In Figure 9.
To understand the operation of the SMAPLL It Is holpful to review the characteristics of the hardware MAPLL. Figure 4
shows that ilia Incoming OMEGA zero-crossings are compared to a locked reference pulse at a 10,2 KHz rata In a bileyel quantizing
phase detector. If the Incoming cycle of OMEGA Is ahead of ilia locked phase the photo locator outputs a signalfor ilia bl-
directional loop counter to count up (and vice-verso), The loop counter Is a sixteen bit up/down counter of which the six mint
donificant bits are used as the locked reference phase, Therefore, it takes 1024 counts (correlated zuro-crossings) In the wine
direction to Increment or decrement the six-bit reference photo word, This amount of loop fillering was found In be optimum for
the hardware MAPLL In terms of Its ability to track low signal-to-noise rallo signals typical of the OMEGA environment. (6) Ilia
six-bit reference phase word is compared to a clock In a digital phote shi(ler which outputs the locked pulso, against which the
incoming zero crossings are compared In the photo detector. At the end of each time slat, the locked rofnrenrw photo ward it stored
in o random access memory until that time slot appears in the next ten second frame. It Is than prolooded into the loop counter
before measuring the new time slot phase.
The analogous block diagram for ilia SMAPLL operation appears In Figure 5. The cperation of this software loop it similar
to the MAPLL except that the hardware loop compares the petition of an OMEGA zero-crossing with Ilialocked pulse of o 10.2 Kilt
rate, while the software loop actually subtracts the Incoming sampled phase word flare 	 reference phu,a at some slower sampling
rate (e.g. 100 liz or 40 Hz), The software loop as initially Implemented retains Ilia MAPLL bilovel quantizing photo detector,
operating at ilia 40 Hz intnrrupt rate. In order to operate Ilse SMAPLL at speeds similar to Bsu MAPLL, a 2 . 611 up/down counter
precedes the six loop control bits. Future SMAPLL designs will draw on ilia Inherent flexibility of software Implementation and may
contain a mulli-leval phase error quantization with appropriate weighting to obtain the norrowbcnd purformunce of the MAI'LL
hardware loop.
MINI-O APPLICATION
The SMAPLL has been utilized as the burst f iber for the low-cost MINI-O system. Operational and circuit details of the
MINI-O system have been presented by Burlsons. X71
The MINI-O 4 Hz bandwidth front-end was configured with a microcomputer Interface module which samples the OMEGA
phase at a 40 Hz rate and provides the microcomputer with an interrupt request signal. Six-bit OMEGA phase L•, to and two other
timing-control signals are mode available to the microcomputer at this 40 Hz sampling rote. Figure 7 shows the data format presented
to the microcomputer. The software interrupt service routine then leads the data Into the microcomputer using ilia memory-mnpped
Input technique already described. The SMAPLL routine filters and tracks the phase measurements during each time slot as they
arrive. The time slot phase estimates are then subtracted to form LOP's and the LOP digital word is output using the memory-mapped
output latch. A flow chart of the SMAPLL routine used in ilia MINI-O system appeals in Figure 6, and a listing of the micro-
computer code used to impic,nent the routine on an MCS6502-based JOLT system is Uiven In Figure 0.
In order to compare the operation of Ilia MAPLL and SMAPLL in, ilia tracking of live OMEGA phase data, the hordwara sensor
processor (incorporating Ilia hardware MAPLL) and the MINI-O SMAPLL LOP outputs were run side-by-.idu in the lab and their
outputs plotted on a dual-trace chart recorder. An example of the resultant LOP charts appears in Figure 9.
NAVIGATION PROCESSOR ROUTINES
Since the sensor processor functions have been implemented In seftworo, the next stop Is to develop on OMEGA tracking filter
(with velocity-aiding) and efficient navigation processor routines for the microcomputer-based ONS. Conceptually, the OMEGA
trackloo filler ekes the if me slot phase estimates (once per time slot from the SMAPLL) and filters them over several time slap.
It else incorporates voloeily-aiding or second order characteristics to provide smoothed data to the navigation routine.
The navigation routine has as Its inputs the position coordinates of the origin and destination, and current position as
derived from OMEGA LOP's. It is the function of the navigation routine to produce a course deviation, miles-lo-go to destination,
and groundspeed information to the navigator.
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SUMMARY
The Ohio University OMEGA hard 	 , sensor processor functions, Including automatic synchronization, photo locked loop
burst flllefing, and LOP generation, hr 	 can simulated and Ilia feclmiqua/ developed era being Implemunl.W in microcomputer
software, A description Is provided I	 m softwure memory-oldud phase locked loop (SMAPLL), and opesallueal results have drown
Its operation to be slmllor to ilia he are MAPLL. A doiailud description of Ilia SMAPLL routine currently In usa with dm MINI-O
receiver and JOLT microcompula rem has been Presented of on nenmplu of ilia potential for ilia development of a truly low-cost
ONS. Development of novigal' ,eftwaru for the miuucompulur-based ONS continues toward ilia goal of a complulely saflwure-
based ONS coning lass Ilion f a.
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